Field Programmable Gate Array (FPGA)

for the Liquid Argon calorimeter back-end electronics in ATLAS

Alessandra Camplani Università degli Studi di Milano

The ATLAS experiment at LHC

LHC stands for Large Hadron Collider:

- Large due to its size (approximately 27 km in circumference)
- Hadron because it accelerates protons (or ions)
- **Collider** because these particles form two beams travelling in opposite directions, which collide at four points where the two rings of the machine intersect.

The **ATLAS detector** is located in one of these collision points and consists of four major components:

Inner detector

Measures the momentum and direction of charged particles

- Calorimeters (electromagnetic and hadronic) Measure the energies of electrons, photons and hadron jets
- Muon spectrometer
 - Identifies and measures the momenta of muons
- Magnet system (solenoidal and toroidal) Bends charged particles for momentum measurements



Liquid Argon (LAr) electromagnetic calorimeter

The **LAr calorimeter** is a sampling calorimeter with accordion-shaped lead absorbers and copperkapton electrodes.

The electromagnetic calorimeter has been **successfully operated during LHC Run 1** (2009-2012) at 7 and 8 TeV energy and is now being operated during Run 2 which started in 2015 at a center of mass energy of 13 TeV.





real device

electrodes



The Phase I upgrade



- Phase I upgrade will start in 2019
- An ultimate peak instantaneous luminosity of ~2.2×10³⁴ cm⁻² s⁻¹ and an integrated luminosity of ~300 fb⁻¹ are expected (for the Run 2 we expect an instantaneous luminosity of ~10³⁴ cm⁻² s⁻¹ and an integrated luminosity of ~100 fb⁻¹)
- Event rate (electrons and photons) selected by the calorimeter trigger will increase to 270 kHz with the present system, to be compared to a maximum Level 1 trigger bandwidth of 100 kHz
- The calorimeter bandwith must be brought back to the same level as in Run 2, about 20 kHz.

Calorimeter Structure



Structure for each layer:

- Elementary Cells Real calorimeter granularity
- **Tower** The existing trigger granularity
- Super Cells Phase I trigger granularity

		Elementary Cell	Trigge	r Tower	Sup	er Cell
	Layer	$\Delta\eta imes \Delta\phi$	$n_\eta imes n_\phi$	$\Delta\eta imes \Delta\phi$	$n_\eta imes n_\phi$	$\Delta\eta imes \Delta\phi$
)	Presampler	0.025 imes 0.1	4×1		4×1	0.1 imes 0.1
L	Front	0.003125 imes 0.1	32×1	0.1×0.1	8 imes 1	0.025×0.1
2	Middle	0.025 imes 0.025	4×4	0.1×0.1	1×4	0.025×0.1
3	Back	0.05×0.025	2×4		2×4	0.1 imes 0.1

Events from the calorimeter



- The existing calorimeter trigger information is based on the concept of a *Trigger Tower* that sums the energy deposited across the longitudinal layers of the calorimeter
- The new finer granularity scheme is based on the so-called *Super Cells*, which provide information for each calorimeter layer for the full η range of the calorimeter
- With the Super Cells the signal granularity will increase by a factor 5-10

LAr trigger electronics upgrade

Comparison between the present and the phase I trigger electronics for LAr calorimeter:

- New boards (in red) to be installed in 2019
- Summing signals to obtain the Super Cells information
- Digitization of the calorimeter signals





Demonstrators

LAr Trigger Digitizer Board (LTDB) demonstrator

- Handles up to 320 Super Cell signals
- Super Cell signals are digitized with 12 bit ADC@ 40MHz
- Multiplexing of 8 Super Cells on one 4.8 Gbit/s optical link
- 40 transmitter optical links
- Output : ~200Gbit/s per LTDB

LAr Digital Processing Board (LDPB) demonstrator: ABBA

- ATCA board : 3 ALTERA FPGAs StratixIV
- Receives up to 320 Super Cell signals from one LTDB
- Waits for TTC trigger to readout Super Cell signals

The role of the ABBA board:

- Receives and decodes the LTDB ADC frames
- Stores these frames
- When a Level-1 Accept (L1A) is received, the correct ADC samples are send out of the board



The project on the ABBA board

Presently, the ABBA board clock is generated through an I2C communication from a NIOS II embedded ALTERA processor and a crystal oscillator. The oscillator sends the clock frequency to the FPGA. Two "loading" steps needed:

- Processor loading
- FPGA loading

The aim is to have **one loading step**: only the FPGA.



What is an FPGA?

FPGAs are programmable logic devices, made of a matrix of Configurable Logic Blocks (CLBs) connected through programmable interconnections and surrounded by programmable Input/Output Blocks (IOBs). The FPGA configuration is generally made using an **Hardware Description Language** (HDL).



The use of FPGAs guarantees high computing speed by massive parallel computation and easy reprogrammability as the design evolves.



SI570: the crystal oscillator

A **crystal oscillator** is an electronic oscillator circuit that uses the mechanical resonance of a vibrating crystal of piezoelectric material to create an electrical signal with a precise frequency.

Si570 Oscillator:

- is programmed via an I2C serial interface
- is user-programmable to any output frequency from 10 MHz to 1.4 GHz
- provides a low-jitter clock with a stable and reliable frequency
 In our case:
- frequencies will be 120.24 MHz and 156.25 MHz: the jitter should be about 0.62 ps

Si570

The oscillator has been programmed in **VHDL** language (VHSIC Hardware Description Language, where VHSIC is for Very High Speed Integrated Circuits).

The output frequency

The output frequency (fout) generated by oscillator can be obtained starting from this equation:

$$f_{out} = \frac{f_{DCO}}{Output \, Dividers} = \frac{f_{XTAL} \times RFREQ}{HS_DIV \times N1}$$

Where:

- The internal crystal frequency **fxtal** is 114.285 MHz
- **RFREQ** is a high-resolution 38-bit multiplier: 10 bit integer part, 28 bit fractional part

HS_DIV \times **N1** is an integer number that depends on the frequency range:

Parameter	Test Conditions	Min	Max	Unit
	$HS_DIV \times N1 > = 6$	10	945	MHz
Output Frequency Range	HS_DIV \times N1 = 5 and N1 = 1	970	1134	MHz
	HS_DIV \times N1 = 4 and N1 = 1	1.2125	1.4175	GHz

The lowest value of N1 with the highest value of HS_DIV also results in **the best power savings**.

RFREQ, N1 and HS_DIV are the values that will be sent to the oscillator to generate the required frequency.

Sending write command with I2C

The I2C communication is a master-slave communication: the FPGA is the master and the crystal oscillator is the slave.



The control interface to the Si570 is an I2C-compatible 2-wire bus for bidirectional communication. The bus consists of a bidirectional **Serial DAta** line (SDA) and a **Serial CLock** input (SCL).

The I2C SDA write command is:

Address Address	S	Slave Address	0	А	Byte Address	А	Data	А	Data	А		Р
-----------------	---	------------------	---	---	--------------	---	------	---	------	---	--	---

- S START condition
- 0 Write command (read command is 1)
- P STOP condition
- Byte Address Register address
- Data Data to be written in the register
- A Acknowledge (from slave to master)

Results

The code has been tested on three identical ABBA boards:

- EMF board
- USA15-USB0 board
- USA15-USB1 board

EMF board has only one available FPGA, while USA15 boards have two FPGAs each: 5 FPGAs tested.

There is a systematic error on the FPGA#2 on the USA15-USB0.



The accuracy obtained with the measurements is comparable with the accuracy expected for the crystal oscillator (±2000 ppm).

ABBA demonstrators in ATLAS counting room



In the future

A new board will substitute the ABBA board.

An Advanced Mezzanine Card (AMC) will be built around one Arria 10 Altera FPGA:

- Large capability for internal logic and memory
- Digital Signal Processor (DSP) for signal reconstruction algorithms
- High-speed communications

A new firmware is required:

I will implement a VHDL code for the **TTC (Timing, Trigger and Control) distribution** on the FPGA for the new AMC.

What is the TTC?

To maintain coherence inside the experiment it is important to distribute some foundamental information to the readout electronics of all detectors.

The TTC system contains for example the Bunch Crossing (BC) clock, the L1A signal, the EVent IDentifier EVID and the Bunch Crossing IDentifier BCID numbers.

Summary

About ATLAS

- The upgrade of the trigger electronics for the LAr calorimeter will allow a better event selection
- Demonstrator boards have been developed and their perfomances tested

About my project

- The new code for the generation of the clock for the ABBA board is ready
- The data collected with the ABBA board will be soon available to be analysed
- The ABBA board will be substituted by a AMC and a new firmware is required
- I will take part in the development of the firmware



Back up slides

Photons and electrons in the LAr calorimeter

- In the calorimeter, the basic processes for the particles creation are:
 - Figure 1: bremsstrahlung (for electrons)
 - Figure 2: pair production (for photons)
- Electrons and photons interact with the absorber material (lead)
- Secondary particles are created
- When particles have lost sufficient energy, they start to do ionization in the active medium (liquid argon)
- The copper layer collects electrons and a signal is induced on the layer connected to the preamplifier.







- Accordion geometry: to minimize dead zones.
- Liquid Argon temperature: about 90 °K.

How to obtain the useful values

For 156.25 MHz

The DCO frequency is adjustable in the range of 4.85 to 5.67 GHz.

Starting from $f_{DCO} = f_{XTAL} \times RFREQ$ and nowing that $f_{out} = \frac{f_{XTAL} \times RFREQ}{HS_DIV \times N1}$ we can obatin $HS_DIV \times N1 = \frac{f_{DCO}}{f_{out}}$ The range for $HS_DIV \times N1$ is between 31,04 and 36,288.

The integer value must be choosen between 31 and 36. In order to have the best power saving I choose $36 = 9 \times 4$.

$$RFREQ = \frac{f_{out} \times HS_DIV \times N1}{f_{XTAL}}$$

So RFREQ is equal to 49,21905761911.

Before entering a fractional number into the RFREQ register, it must be converted into a 38-bit binary number:

- The integer portion is converted to a 10-bit binary number
- The fractional portion is multiplied by 2²⁸, truncated and converted to a 28-bit binary number Finally the two results are concatenated: 0000110001 00111000000101000010100000.

Values to be sent with I2C protocol

				0 X // II	
120.24 MHz	Decimal	Binary	156.25 MHz	Decimal	Binary
HS_DIV [3 bit]	11	111	HS_DIV [3 bit]	9	101
N1 [7 bit]	4	0000011	N1 [7 bit]	4	0000011
RFREQ [38 bit]	46,29268932931	0000101110010010101110110 1101100000001	RFREQ [38 bit]	49,21905761911	000011000100111000000101 00001010010000

Register	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0			
7	High Speed/ N1 Dividers	F	IS_DIV[2:0]	N1[6:2]							
8	Reference Frequency	N1[1:0]		RFREQ[37:32]							
9	Reference Frequency				RFREG	[31:24]						
10	Reference Frequency	RFREQ[23:16]										
11	Reference Frequency	RFREQ[15:8]										
12	Reference Frequency	RFREQ[7:0]										

Looking with the oscilloscope

log: Trig @	2015/09/23 11:55:23 (0:0:10.1								click to	insert time ba	r						
Type Alias	s Name	-4096 () 4	1096	8192	12288	16384	20480	24576	28672	32768	36864	40960	45056	49152	53248	57344
*	osc_gxb01_i2c_sda																
*	osc_gxb01_i2c_scl		nunnunmu	TINMININ NI	LIUUUUUUU		171 11111111111 11	NT INTRATIONALITA	manamam	mamana	ntinunmnuni	urnninm	N.				
*	i2c_master:master data_clk		anunmamm	mamaaaa	IMAMAIAMI	UNUMBER	unmnunmni	mmmmmmm	nmmmnn	nmninmni	nmmnnn	mmmmmn	TATATATATATATATATATATATATATATATATATATA		UNITED AND AND AND AND AND AND AND AND AND AN	ANTAN ATAUNTAN ATAUNTA	IN TATION AND THE REAL AND THE RE
*	busy)				7									
B	±…count	00h	01h	02h	03h	04h	05h	06h	07h	08h	09h				0Ah		
Page 1		0Bh	10h	E0h	82h	D1h	E1h	27h	ADh	00h	40h				00h		
8	ter:master data_wr_0	01h	89h	07h	08h	09h	0Ah	0Bh	0Ch	89h	87h				8Fh		
*	ack_error																
*	resetn																
*	i2c_master:master state.wr																
<u>*</u>	ter:master state.slv_ack1																
<u>*</u>	ter:master state.slv_ack2											Ļ					
- <u>*</u>	ter:master state.slv_ack3			L		ļ					J		J				
۵.	master:master state.stop				J		J										
1																	
										11100	- A		A11112				11111-
log: Trig @ 2	2015/09/23 11:55:23 (0:0:10.1	24222	01714	20050	00700	00000	007	00 040	click to	insert time ba	r 25222	25040	00050	0004	7070 0	7000 00	20040
log: Trig @ 2 Type Alias	2015/09/23 11:55:23 (0:0:10.1 Name	31232	31744	32256	32768	33280) 337	92 343	click to 04 34	insert time ba 816	r 35328	35840	36352 3	6864 3	37376 3	7888 38	3400 38912
log: Trig @ 2 Type Alias	2015/09/23 11:55:23 (0:0:10.1 Name osc_gxb01_i2c_sda	31232	31744	32256	32768	33280	337	92 343	click to	insert time ba	r 35328	35840	36352 3	6864 :	37376 3	7888 38	3400 38912
log: Trig @ 2 Type Alias	015/09/23 11:55:23 (0:0:10.1 Name				32768			92 343		insert time ba						7888 38	3400 38912
log: Trig @ 2 Type Alias * - * * - * - *	2015/09/23 11:55:23 (0:0:10.1 Name osc_gxb01_i2c_sda osc_gxb01_i2c_scl i2c_master:masterjdata_clk									insert time ba							3400 <u>38912</u>
log: Trig @ 2 Type Alias *	2015/09/23 11:55:23 (0:0:10.1 Name osc_gxb01_i2c_sda osc_gxb01_i2c_scl i2c_master:master data_clk busy									insert time ba							3400 <u>38912</u>
log: Trig @ 2 Type Alias * * * * * * * * * * * * *	2015/09/23 11:55:23 (0:0:10.1 Name osc_gxb01_i2c_sda osc_gxb01_i2c_scl i2c_master:masteridata_clk busy ⊡ - count D data_count				32768					insert time ba			36352 :				
log: Trig @ 2 Type Alias * * * * * * * * * * * * *	2015/09/23 11:55:23 (0:0:10.1 Name osc_gxb01_i2c_sda osc_gxb01_i2c_scl i2c_master:masterjdata_clk busy ⊡ - count ⊡ - data_wr_1				32768					insert time ba			36352 3				
log: Trig @ 2 Type Alias * * * * * * * * * * * * *	2015/09/23 11:55:23 (0:0:10.1 Name osc_gxb01_i2c_sda osc_gxb01_i2c_scl i2c_master:master/data_clk busy I - count I - data_wr_1 I - master/data_wr_0				32768					insert time ba			36352 3				
log: Trig @ 2 Type Alias *	2015/09/23 11:55:23 (0:0:10.1 Name osc_gxb01_i2c_sda osc_gxb01_i2c_scl i2c_master:masteridata_clk busy I:- count I:- data_wr_1 I:- ack_error ack_error				32768					insert time ba			36352 3				
log: Trig @ 2 Type Alias *	2015/09/23 11:55:23 (0:0:10.1 Name osc_gxb01_i2c_sda osc_gxb01_i2c_scl i2c_master:masteridata_clk busy ⊡ count ⊡ data_wr_1 ⊡ data_error resetn 020				32768					insert time ba			36352 3				
log: Trig @ 2 Type Alias *	2015/09/23 11:55:23 (0:0:10.1 Name osc_gxb01_i2c_sda osc_gxb01_i2c_scl i2c_master:master data_clk busy ⊡ - count ⊡ - data_wr_1 ⊡ter:master data_wr_0 ack_error resetn i2c_master:master state.wr tar:master state.wr				32768					insert time ba			36352 3				
log: Trig @ 2 Type Alias *	2015/09/23 11:55:23 (0:0:10.1 Name osc_gxb01_i2c_sda osc_gxb01_i2c_scl i2c_master:masteridata_clk busy I:-count I:-data_wr_1 I:-cter:masteridata_wr_0 ack_error resetn i2c_master:masteristate.slv_ack1 ter:masteristate.slv_ack2				32768					insert time ba			36352 3				
log: Trig @ 2 Type Alias *- *- *- *- *- *- *- *- *- *-	2015/09/23 11:55:23 (0:0:10.1 Name osc_gxb01_i2c_sda osc_gxb01_i2c_scl i2c_master:masteridata_clk busy -count -data_wr_1 ter:masteridata_wr_0 ack_error resetn i2c_master:masteristate.siv_ack1 ter:masteristate.siv_ack2 				32768					insert time ba			36352 3				
log: Trig @ 2 Type Alias * * * * * * * * * *	2015/09/23 11:55:23 (0:0:10.1 Name osc_gxb01_i2c_sda osc_gxb01_i2c_scl i2c_master:masterjdata_clk busy ⊡-count ⊡-data_wr_1 ⊡ter:masterjdata_wr_0 ack_error resetn i2c_master:masterjstate.slv_ack1 ter:masterjstate.slv_ack2 ter:masterjstate.slv_ack3				32768					insert time ba			36352 3				

Test on LTDB demonstrator

TOTAL NOISE - The RMS for 128 channels of FEBS in the demonstrator crate installed in ATLAS (left) and a neighbour crate (right) are shown.

The FEBs read out the calorimeter cells.

There are 28 such boards in one Front End Crate (FEC). The noise levels of the boards vary because different capacitances and gains are applied to their respective cells.





Crate without the demonstrator channel number

COHERENT NOISE FRACTION - Here the total noise which is coherent is shown as fraction of the total noise per readout channel (Coherent Noise Fraction = CNF).

The CNF for feedthroughs (FT) 7-12 on the detector has been computed, of which FT 9 and 10 belong to the demonstrator crate.

The board in the first slot reads out the presampler, the boards in the following seven slots read out the front layer, the next two boards the back layer and the last four boards the middle layer of the calorimeter. The last entry is the CNF of the whole halfcrate.

